Skip to content
GitLab
Menu
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Android Source
Vendor Blobs
vendor_oneplus_avicii
Commits
5e3bbedd
Commit
5e3bbedd
authored
Aug 26, 2021
by
kakatkarakshay
Browse files
avicii: Extract from Nord OOS 11.0.6.6
parents
Changes
673
Expand all
Hide whitespace changes
Inline
Side-by-side
proprietary/vendor/etc/libnfc-nxp_RF_noeSE.conf
0 → 100644
View file @
5e3bbedd
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1
={
20
,
02
,
F9
,
1
D
,
A0
,
0
D
,
06
,
06
,
37
,
08
,
76
,
00
,
00
,
A0
,
0
D
,
03
,
24
,
03
,
7
C
,
A0
,
0
D
,
06
,
02
,
35
,
00
,
3
E
,
00
,
00
,
A0
,
0
D
,
06
,
04
,
35
,
F4
,
05
,
70
,
02
,
A0
,
0
D
,
06
,
C2
,
35
,
00
,
3
E
,
00
,
03
,
A0
,
0
D
,
06
,
04
,
42
,
F8
,
40
,
FF
,
FF
,
A0
,
0
D
,
04
,
32
,
42
,
F8
,
40
,
A0
,
0
D
,
04
,
46
,
42
,
68
,
40
,
A0
,
0
D
,
04
,
56
,
42
,
78
,
40
,
A0
,
0
D
,
04
,
5
C
,
42
,
80
,
40
,
A0
,
0
D
,
04
,
CA
,
42
,
68
,
40
,
A0
,
0
D
,
06
,
06
,
16
,
0
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
06
,
42
,
00
,
02
,
F2
,
F2
,
A0
,
0
D
,
06
,
32
,
4
A
,
53
,
07
,
00
,
1
B
,
A0
,
0
D
,
06
,
46
,
4
A
,
33
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
56
,
4
A
,
43
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
5
C
,
4
A
,
11
,
07
,
01
,
07
,
A0
,
0
D
,
06
,
34
,
44
,
66
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
48
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
58
,
44
,
66
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
5
E
,
44
,
55
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
CA
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
06
,
44
,
04
,
04
,
C4
,
00
,
A0
,
0
D
,
06
,
34
,
2
D
,
DC
,
20
,
04
,
00
,
A0
,
0
D
,
06
,
48
,
2
D
,
15
,
34
,
1
F
,
01
,
A0
,
0
D
,
06
,
46
,
0
F
,
6
C
,
01
,
04
,
00
,
A0
,
0
D
,
06
,
58
,
2
D
,
0
D
,
48
,
0
C
,
01
,
A0
,
0
D
,
06
,
5
E
,
2
D
,
0
D
,
5
A
,
0
C
,
01
,
A0
,
0
D
,
06
,
CA
,
2
D
,
15
,
34
,
1
F
,
01
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2
={
20
,
02
,
19
,
03
,
A0
,
0
D
,
06
,
7
A
,
16
,
8
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
22
,
44
,
44
,
0
A
,
00
,
00
,
A0
,
0
D
,
03
,
02
,
43
,
A0
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3
={
20
,
02
,
D6
,
01
,
A0
,
34
,
D2
,
23
,
04
,
18
,
07
,
00
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
47
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4
={
20
,
02
,
5
B
,
01
,
A0
,
0
B
,
57
,
11
,
11
,
90
,
78
,
0
F
,
4
E
,
00
,
3
D
,
95
,
00
,
00
,
3
D
,
9
F
,
00
,
00
,
50
,
9
F
,
00
,
00
,
59
,
9
F
,
00
,
00
,
5
A
,
9
F
,
00
,
00
,
64
,
9
F
,
00
,
00
,
65
,
9
F
,
00
,
00
,
6
E
,
9
F
,
00
,
00
,
72
,
9
F
,
00
,
00
,
79
,
9
F
,
00
,
00
,
7
B
,
9
F
,
00
,
00
,
84
,
9
F
,
00
,
00
,
86
,
9
F
,
00
,
00
,
8
F
,
9
F
,
00
,
00
,
91
,
9
F
,
00
,
00
,
9
A
,
9
F
,
00
,
00
,
A1
,
9
F
,
00
,
00
,
A7
,
9
F
,
00
,
00
,
B0
,
1
F
,
00
,
00
,
B9
,
1
F
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_5={
#}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}
###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# Window size A0D8
# DWP Speed A0D5
# How eSE connected to PN553 A012
# UICC2 bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
NXP_CORE_CONF_EXTN
={
20
,
02
,
67
,
15
,
A0
,
EC
,
01
,
01
,
A0
,
ED
,
01
,
00
,
A0
,
5
E
,
01
,
01
,
A0
,
12
,
01
,
02
,
A0
,
40
,
01
,
01
,
A0
,
41
,
01
,
05
,
A0
,
43
,
01
,
04
,
A0
,
46
,
02
,
BA
,
27
,
A0
,
47
,
02
,
BA
,
27
,
A0
,
D8
,
01
,
02
,
A0
,
DD
,
01
,
2
D
,
A0
,
D1
,
01
,
02
,
A0
,
D4
,
01
,
01
,
A0
,
37
,
01
,
35
,
A0
,
F2
,
01
,
01
,
A0
,
09
,
02
,
E8
,
03
,
A0
,
38
,
04
,
05
,
05
,
05
,
00
,
A0
,
3
A
,
08
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
A0
,
B1
,
02
,
E8
,
03
,
A0
,
9
F
,
02
,
08
,
08
,
A0
,
85
,
04
,
50
,
08
,
28
,
3
C
}
# A0, F2, 01, 01,
# A0, 40, 01, 01,
# A0, 41, 01, 02,
# A0, 43, 01, 04,
# A0, 02, 01, 01,
# A0, 03, 01, 11,
# A0, 07, 01, 03,
# A0, 08, 01, 01
# }
###############################################################################
# Core configuration settings
NXP_CORE_CONF
={
20
,
02
,
2
E
,
0
E
,
28
,
01
,
00
,
21
,
01
,
00
,
30
,
01
,
08
,
31
,
01
,
03
,
32
,
01
,
60
,
38
,
01
,
01
,
33
,
04
,
01
,
02
,
03
,
04
,
54
,
01
,
06
,
50
,
01
,
02
,
5
B
,
01
,
00
,
80
,
01
,
01
,
81
,
01
,
01
,
82
,
01
,
0
E
,
18
,
01
,
01
}
###############################################################################
proprietary/vendor/etc/libnfc-nxp_RF_productline.conf
0 → 100644
View file @
5e3bbedd
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1
={
20
,
02
,
F9
,
1
D
,
A0
,
0
D
,
06
,
06
,
37
,
08
,
76
,
00
,
00
,
A0
,
0
D
,
03
,
24
,
03
,
7
E
,
A0
,
0
D
,
06
,
02
,
35
,
00
,
3
E
,
00
,
00
,
A0
,
0
D
,
06
,
04
,
35
,
F4
,
05
,
70
,
02
,
A0
,
0
D
,
06
,
C2
,
35
,
00
,
3
E
,
00
,
03
,
A0
,
0
D
,
06
,
04
,
42
,
F8
,
40
,
FF
,
FF
,
A0
,
0
D
,
04
,
32
,
42
,
F8
,
40
,
A0
,
0
D
,
04
,
46
,
42
,
68
,
40
,
A0
,
0
D
,
04
,
56
,
42
,
78
,
40
,
A0
,
0
D
,
04
,
5
C
,
42
,
80
,
40
,
A0
,
0
D
,
04
,
CA
,
42
,
68
,
40
,
A0
,
0
D
,
06
,
06
,
16
,
0
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
06
,
42
,
00
,
02
,
F2
,
F2
,
A0
,
0
D
,
06
,
32
,
4
A
,
53
,
07
,
00
,
1
B
,
A0
,
0
D
,
06
,
46
,
4
A
,
33
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
56
,
4
A
,
43
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
5
C
,
4
A
,
11
,
07
,
01
,
07
,
A0
,
0
D
,
06
,
34
,
44
,
66
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
48
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
58
,
44
,
66
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
5
E
,
44
,
55
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
CA
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
06
,
44
,
04
,
04
,
C4
,
00
,
A0
,
0
D
,
06
,
34
,
2
D
,
DC
,
20
,
04
,
00
,
A0
,
0
D
,
06
,
48
,
2
D
,
15
,
34
,
1
F
,
01
,
A0
,
0
D
,
06
,
46
,
0
F
,
6
C
,
01
,
04
,
00
,
A0
,
0
D
,
06
,
58
,
2
D
,
0
D
,
48
,
0
C
,
01
,
A0
,
0
D
,
06
,
5
E
,
2
D
,
0
D
,
5
A
,
0
C
,
01
,
A0
,
0
D
,
06
,
CA
,
2
D
,
15
,
34
,
1
F
,
01
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2
={
20
,
02
,
19
,
03
,
A0
,
0
D
,
06
,
7
A
,
16
,
8
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
22
,
44
,
44
,
0
A
,
00
,
00
,
A0
,
0
D
,
03
,
02
,
43
,
A0
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3
={
20
,
02
,
D6
,
01
,
A0
,
34
,
D2
,
23
,
04
,
18
,
07
,
00
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
47
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4
={
20
,
02
,
5
B
,
01
,
A0
,
0
B
,
57
,
11
,
11
,
90
,
78
,
0
F
,
4
E
,
00
,
3
D
,
95
,
00
,
00
,
3
D
,
9
F
,
00
,
00
,
50
,
9
F
,
00
,
00
,
59
,
9
F
,
00
,
00
,
5
A
,
9
F
,
00
,
00
,
64
,
9
F
,
00
,
00
,
65
,
9
F
,
00
,
00
,
6
E
,
9
F
,
00
,
00
,
72
,
9
F
,
00
,
00
,
79
,
9
F
,
00
,
00
,
7
B
,
9
F
,
00
,
00
,
84
,
9
F
,
00
,
00
,
86
,
9
F
,
00
,
00
,
8
F
,
9
F
,
00
,
00
,
91
,
9
F
,
00
,
00
,
9
A
,
9
F
,
00
,
00
,
A1
,
9
F
,
00
,
00
,
A7
,
9
F
,
00
,
00
,
B0
,
1
F
,
00
,
00
,
B9
,
1
F
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_5={
#}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}
###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# Window size A0D8
# DWP Speed A0D5
# How eSE connected to PN553 A012
# UICC2 bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
NXP_CORE_CONF_EXTN
={
20
,
02
,
67
,
15
,
A0
,
EC
,
01
,
01
,
A0
,
ED
,
01
,
03
,
A0
,
5
E
,
01
,
01
,
A0
,
12
,
01
,
02
,
A0
,
40
,
01
,
01
,
A0
,
41
,
01
,
05
,
A0
,
43
,
01
,
04
,
A0
,
46
,
02
,
BA
,
27
,
A0
,
47
,
02
,
BA
,
27
,
A0
,
D8
,
01
,
02
,
A0
,
DD
,
01
,
2
D
,
A0
,
D1
,
01
,
02
,
A0
,
D4
,
01
,
01
,
A0
,
37
,
01
,
35
,
A0
,
F2
,
01
,
01
,
A0
,
09
,
02
,
E8
,
03
,
A0
,
38
,
04
,
05
,
05
,
05
,
00
,
A0
,
3
A
,
08
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
A0
,
B1
,
02
,
E8
,
03
,
A0
,
9
F
,
02
,
08
,
08
,
A0
,
85
,
04
,
50
,
08
,
28
,
3
C
}
# A0, F2, 01, 01,
# A0, 40, 01, 01,
# A0, 41, 01, 02,
# A0, 43, 01, 04,
# A0, 02, 01, 01,
# A0, 03, 01, 11,
# A0, 07, 01, 03,
# A0, 08, 01, 01
# }
###############################################################################
# Core configuration settings
NXP_CORE_CONF
={
20
,
02
,
2
E
,
0
E
,
28
,
01
,
00
,
21
,
01
,
00
,
30
,
01
,
08
,
31
,
01
,
03
,
32
,
01
,
60
,
38
,
01
,
01
,
33
,
04
,
01
,
02
,
03
,
04
,
54
,
01
,
06
,
50
,
01
,
02
,
5
B
,
01
,
00
,
80
,
01
,
01
,
81
,
01
,
01
,
82
,
01
,
0
E
,
18
,
01
,
01
}
###############################################################################
proprietary/vendor/etc/libnfc-nxp_RF_productline_noeSE.conf
0 → 100644
View file @
5e3bbedd
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1
={
20
,
02
,
F9
,
1
D
,
A0
,
0
D
,
06
,
06
,
37
,
08
,
76
,
00
,
00
,
A0
,
0
D
,
03
,
24
,
03
,
7
E
,
A0
,
0
D
,
06
,
02
,
35
,
00
,
3
E
,
00
,
00
,
A0
,
0
D
,
06
,
04
,
35
,
F4
,
05
,
70
,
02
,
A0
,
0
D
,
06
,
C2
,
35
,
00
,
3
E
,
00
,
03
,
A0
,
0
D
,
06
,
04
,
42
,
F8
,
40
,
FF
,
FF
,
A0
,
0
D
,
04
,
32
,
42
,
F8
,
40
,
A0
,
0
D
,
04
,
46
,
42
,
68
,
40
,
A0
,
0
D
,
04
,
56
,
42
,
78
,
40
,
A0
,
0
D
,
04
,
5
C
,
42
,
80
,
40
,
A0
,
0
D
,
04
,
CA
,
42
,
68
,
40
,
A0
,
0
D
,
06
,
06
,
16
,
0
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
06
,
42
,
00
,
02
,
F2
,
F2
,
A0
,
0
D
,
06
,
32
,
4
A
,
53
,
07
,
00
,
1
B
,
A0
,
0
D
,
06
,
46
,
4
A
,
33
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
56
,
4
A
,
43
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
5
C
,
4
A
,
11
,
07
,
01
,
07
,
A0
,
0
D
,
06
,
34
,
44
,
66
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
48
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
58
,
44
,
66
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
5
E
,
44
,
55
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
CA
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
06
,
44
,
04
,
04
,
C4
,
00
,
A0
,
0
D
,
06
,
34
,
2
D
,
DC
,
20
,
04
,
00
,
A0
,
0
D
,
06
,
48
,
2
D
,
15
,
34
,
1
F
,
01
,
A0
,
0
D
,
06
,
46
,
0
F
,
6
C
,
01
,
04
,
00
,
A0
,
0
D
,
06
,
58
,
2
D
,
0
D
,
48
,
0
C
,
01
,
A0
,
0
D
,
06
,
5
E
,
2
D
,
0
D
,
5
A
,
0
C
,
01
,
A0
,
0
D
,
06
,
CA
,
2
D
,
15
,
34
,
1
F
,
01
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2
={
20
,
02
,
19
,
03
,
A0
,
0
D
,
06
,
7
A
,
16
,
8
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
22
,
44
,
44
,
0
A
,
00
,
00
,
A0
,
0
D
,
03
,
02
,
43
,
A0
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3
={
20
,
02
,
D6
,
01
,
A0
,
34
,
D2
,
23
,
04
,
18
,
07
,
00
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
47
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4
={
20
,
02
,
5
B
,
01
,
A0
,
0
B
,
57
,
11
,
11
,
90
,
78
,
0
F
,
4
E
,
00
,
3
D
,
95
,
00
,
00
,
3
D
,
9
F
,
00
,
00
,
50
,
9
F
,
00
,
00
,
59
,
9
F
,
00
,
00
,
5
A
,
9
F
,
00
,
00
,
64
,
9
F
,
00
,
00
,
65
,
9
F
,
00
,
00
,
6
E
,
9
F
,
00
,
00
,
72
,
9
F
,
00
,
00
,
79
,
9
F
,
00
,
00
,
7
B
,
9
F
,
00
,
00
,
84
,
9
F
,
00
,
00
,
86
,
9
F
,
00
,
00
,
8
F
,
9
F
,
00
,
00
,
91
,
9
F
,
00
,
00
,
9
A
,
9
F
,
00
,
00
,
A1
,
9
F
,
00
,
00
,
A7
,
9
F
,
00
,
00
,
B0
,
1
F
,
00
,
00
,
B9
,
1
F
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_5={
#}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}
###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# Window size A0D8
# DWP Speed A0D5
# How eSE connected to PN553 A012
# UICC2 bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
NXP_CORE_CONF_EXTN
={
20
,
02
,
67
,
15
,
A0
,
EC
,
01
,
01
,
A0
,
ED
,
01
,
00
,
A0
,
5
E
,
01
,
01
,
A0
,
12
,
01
,
02
,
A0
,
40
,
01
,
01
,
A0
,
41
,
01
,
05
,
A0
,
43
,
01
,
04
,
A0
,
46
,
02
,
BA
,
27
,
A0
,
47
,
02
,
BA
,
27
,
A0
,
D8
,
01
,
02
,
A0
,
DD
,
01
,
2
D
,
A0
,
D1
,
01
,
02
,
A0
,
D4
,
01
,
01
,
A0
,
37
,
01
,
35
,
A0
,
F2
,
01
,
01
,
A0
,
09
,
02
,
E8
,
03
,
A0
,
38
,
04
,
05
,
05
,
05
,
00
,
A0
,
3
A
,
08
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
A0
,
B1
,
02
,
E8
,
03
,
A0
,
9
F
,
02
,
08
,
08
,
A0
,
85
,
04
,
50
,
08
,
28
,
3
C
}
# A0, F2, 01, 01,
# A0, 40, 01, 01,
# A0, 41, 01, 02,
# A0, 43, 01, 04,
# A0, 02, 01, 01,
# A0, 03, 01, 11,
# A0, 07, 01, 03,
# A0, 08, 01, 01
# }
###############################################################################
# Core configuration settings
NXP_CORE_CONF
={
20
,
02
,
2
E
,
0
E
,
28
,
01
,
00
,
21
,
01
,
00
,
30
,
01
,
08
,
31
,
01
,
03
,
32
,
01
,
60
,
38
,
01
,
01
,
33
,
04
,
01
,
02
,
03
,
04
,
54
,
01
,
06
,
50
,
01
,
02
,
5
B
,
01
,
00
,
80
,
01
,
01
,
81
,
01
,
01
,
82
,
01
,
0
E
,
18
,
01
,
01
}
###############################################################################
proprietary/vendor/etc/libnfc-nxp_RF_shenzhentong.conf
0 → 100644
View file @
5e3bbedd
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1
={
20
,
02
,
F9
,
1
D
,
A0
,
0
D
,
06
,
06
,
37
,
08
,
76
,
00
,
00
,
A0
,
0
D
,
03
,
24
,
03
,
7
E
,
A0
,
0
D
,
06
,
02
,
35
,
00
,
3
E
,
00
,
00
,
A0
,
0
D
,
06
,
04
,
35
,
F4
,
05
,
70
,
02
,
A0
,
0
D
,
06
,
C2
,
35
,
00
,
3
E
,
00
,
03
,
A0
,
0
D
,
06
,
04
,
42
,
F8
,
40
,
FF
,
FF
,
A0
,
0
D
,
04
,
32
,
42
,
F8
,
40
,
A0
,
0
D
,
04
,
46
,
42
,
68
,
40
,
A0
,
0
D
,
04
,
56
,
42
,
78
,
40
,
A0
,
0
D
,
04
,
5
C
,
42
,
80
,
40
,
A0
,
0
D
,
04
,
CA
,
42
,
68
,
40
,
A0
,
0
D
,
06
,
06
,
16
,
0
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
06
,
42
,
00
,
02
,
F2
,
F2
,
A0
,
0
D
,
06
,
32
,
4
A
,
53
,
07
,
00
,
1
B
,
A0
,
0
D
,
06
,
46
,
4
A
,
33
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
56
,
4
A
,
43
,
07
,
00
,
07
,
A0
,
0
D
,
06
,
5
C
,
4
A
,
11
,
07
,
01
,
07
,
A0
,
0
D
,
06
,
34
,
44
,
66
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
48
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
58
,
44
,
66
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
5
E
,
44
,
55
,
08
,
00
,
00
,
A0
,
0
D
,
06
,
CA
,
44
,
65
,
0
A
,
00
,
00
,
A0
,
0
D
,
06
,
06
,
44
,
04
,
04
,
C4
,
00
,
A0
,
0
D
,
06
,
34
,
2
D
,
DC
,
20
,
04
,
00
,
A0
,
0
D
,
06
,
48
,
2
D
,
15
,
34
,
1
F
,
01
,
A0
,
0
D
,
06
,
46
,
0
F
,
6
C
,
01
,
04
,
00
,
A0
,
0
D
,
06
,
58
,
2
D
,
0
D
,
48
,
0
C
,
01
,
A0
,
0
D
,
06
,
5
E
,
2
D
,
0
D
,
5
A
,
0
C
,
01
,
A0
,
0
D
,
06
,
CA
,
2
D
,
15
,
34
,
1
F
,
01
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2
={
20
,
02
,
19
,
03
,
A0
,
0
D
,
06
,
7
A
,
16
,
8
E
,
00
,
1
F
,
00
,
A0
,
0
D
,
06
,
22
,
44
,
44
,
0
A
,
00
,
00
,
A0
,
0
D
,
03
,
02
,
43
,
A0
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3
={
20
,
02
,
D6
,
01
,
A0
,
34
,
D2
,
23
,
04
,
18
,
07
,
00
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
00
,
47
,
00
,
20
,
60
,
01
,
10
,
20
,
60
,
01
,
1
A
,
20
,
A0
,
02
,
28
,
20
,
A0
,
02
,
3
C
,
00
,
40
,
01
,
5
C
,
00
,
40
,
01
,
93
,
00
,
A0
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
08
,
02
,
00
,
00
,
48
,
01
,
00
,
00
,
08
,
03
,
00
,
00
,
08
,
01
,
00
,
00
,
C8
,
02
,
00
,
00
,
C8
,
00
,
00
,
00
,
88
,
02
,
00
,
00
,
48
,
02
,
00
,
00
,
B8
,
00
,
00
,
00
,
68
,
00
,
00
,
00
,
18
,
00
,
00
,
00
,
08
,
02
,
00
,
00
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4
={
20
,
02
,
5
B
,
01
,
A0
,
0
B
,
57
,
11
,
11
,
90
,
78
,
0
F
,
4
E
,
00
,
3
D
,
95
,
00
,
00
,
3
D
,
9
F
,
00
,
00
,
50
,
9
F
,
00
,
00
,
59
,
9
F
,
00
,
00
,
5
A
,
9
F
,
00
,
00
,
64
,
9
F
,
00
,
00
,
65
,
9
F
,
00
,
00
,
6
E
,
9
F
,
00
,
00
,
72
,
9
F
,
00
,
00
,
79
,
9
F
,
00
,
00
,
7
B
,
9
F
,
00
,
00
,
84
,
9
F
,
00
,
00
,
86
,
9
F
,
00
,
00
,
8
F
,
9
F
,
00
,
00
,
91
,
9
F
,
00
,
00
,
9
A
,
9
F
,
00
,
00
,
A1
,
9
F
,
00
,
00
,
A7
,
9
F
,
00
,
00
,
B0
,
1
F
,
00
,
00
,
B9
,
1
F
,
00
,
00
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_5={
#}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}
###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# Window size A0D8
# DWP Speed A0D5
# How eSE connected to PN553 A012
# UICC2 bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
NXP_CORE_CONF_EXTN
={
20
,
02
,
67
,
15
,
A0
,
EC
,
01
,
01
,
A0
,
ED
,
01
,
03
,
A0
,
5
E
,
01
,
01
,
A0
,
12
,
01
,
02
,
A0
,
40
,
01
,
01
,
A0
,
41
,
01
,
05
,
A0
,
43
,
01
,
04
,
A0
,
46
,
02
,
BA
,
27
,
A0
,
47
,
02
,
BA
,
27
,
A0
,
D8
,
01
,
02
,
A0
,
DD
,
01
,
2
D
,
A0
,
D1
,
01
,
02
,
A0
,
D4
,
01
,
01
,
A0
,
37
,
01
,
35
,
A0
,
F2
,
01
,
01
,
A0
,
09
,
02
,
E8
,
03
,
A0
,
38
,
04
,
05
,
05
,
05
,
00
,
A0
,
3
A
,
08
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
C8
,
00
,
A0
,
B1
,
02
,
E8
,
03
,
A0
,
9
F
,
02
,
08
,
08
,
A0
,
85
,
04
,
50
,
08
,
28
,
3
C
}
# A0, F2, 01, 01,
# A0, 40, 01, 01,
# A0, 41, 01, 02,
# A0, 43, 01, 04,
# A0, 02, 01, 01,
# A0, 03, 01, 11,
# A0, 07, 01, 03,
# A0, 08, 01, 01
# }
###############################################################################
# Core configuration settings
NXP_CORE_CONF
={
20
,
02
,
2
E
,
0
E
,
28
,
01
,
00
,
21
,
01
,
00
,
30
,
01
,
08
,
31
,
01
,
03
,
32
,
01
,
60
,
38
,
01
,
01
,
33
,
04
,
01
,
02
,
03
,
04
,
54
,
01
,
06
,
50
,
01
,
02
,
5
B
,
01
,
00
,
80
,
01
,
01
,
81
,
01
,
01
,
82
,
01
,
0
E
,
18
,
01
,
01
}